

ABSTRACT

The system and method generates two clock signals, one with a 2 ns delay with respect to the other, from a single PLL to enable a RGMII.